


Table of Contents

Page	Description
01	Block Diagram
02	PROCESSOR-1 (HOST BUS)
03	PROCESSOR-2 (DDR3)
04	PROCESSOR-3 (POWER)
05	PROCESSOR-4 (GRAPHICS POWER)
06	PROCESSOR-5 (GND)
07	PROCESSOR-6 (RESERVE)
08	DDR3 SODIMM 0
09	DDR3 SODIMM 1
10	nVIDIA N12P-GS_PCIE Host
11	nVIDIA N12P-GS_MEM Interface A
12	nVIDIA N12P-GS_MEM Interface C
13	nVIDIA N12P-GS_FrameA DDR3 I
14	nVIDIA N12P-GS_FrameA DDR3 II
15	nVIDIA N12P-GS_FrameC DDR3 I
16	nVIDIA N12P-GS_FrameC DDR3 II
17	nVIDIA N12P-GS_Display Interface
18	nVIDIA N12P-GS_Thermal & GPIOs
19	nVIDIA N12P-GS_Power & GND
20	PCH-1 (HDA/JTAG/SATA)
21	PCH-2 (PCI-E/SMBUS/CLK)
22	PCH-3 (DMI/FDI/GPIO)
23	PCH-4 (LVDS/DDI)
24	PCH-5 (PCI/USB/NVRAM)
25	PCH-6 (GPIO/NCTF/RSVD)
26	PCH-7 (POWER)
27	PCH-8 (POWER)
28	PCH-9 (GND)
29	FAN,LED, LVDS
30	KBC/EC/uP (KB3930)
31	ODD HDD CardReader TP LED
32	BTB PCIe Connectors
33	Audio ALC892 / AMP(APA2031)
34	Battery Select & Charger
35	M_System Power
36	M_SMDDR_VTERM /1_5VRUN
37	M_VTT Power
38	M_0.85VRUN & 1.8VRUN
39	M_GPU CORE
40	M_CPU power,Graphic power
41	Screw / ME
42	EMI
43	[A] CRT/USB/LAN/BT/CONN
44	[A] PCIe GLAN(RTL 8111E)
45	[B] AUDIO/CONN
46	[B] USB3.0
47	[C] PWR_SW /LED Launch Board







IVY BRIDGE PROCESSOR (HOST)




Title		
PROCESSOR-1 (HOST BUS)		
Size	Document Number	Rev
B	MS-1755	1.0
Date:	Thursday, December 06, 2012	Sheet 2 of 55

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



IVY BRIDGE PROCESSOR (DDR3)




INTEL ( AV8062701084701 )

INTEL ( AV8062701084701 )


For SV CPU

## POWER





INTEL ( AV8062701084701 )

## IVY BRIDGE PROCESSOR (GRAPHICS POWER)



# IVY BRIDGE PROCESSOR (GND)



**VSS**


**NCTF**

VSS\_NCTF\_1 A5  
VSS\_NCTF\_2 A97  
VSS\_NCTF\_3 BC61  
VSS\_NCTF\_4 B03  
VSS\_NCTF\_5 B09  
VSS\_NCTF\_6 BE4  
VSS\_NCTF\_7 BE58  
VSS\_NCTF\_8 BG57  
VSS\_NCTF\_9 C3  
VSS\_NCTF\_10 C38  
VSS\_NCTF\_11 D59  
VSS\_NCTF\_12 E1  
VSS\_NCTF\_13 E61  
VSS\_NCTF\_14

ALL VSS\_NCTF pins should be test points and should be routed as trace



# IVY BRIDGE PROCESSOR (RESERVED)



CFG2 - PCI-Express Static Lane Reversal	
CFG2	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port (NC in DG)  0:Enabled; An external Display Port device is connected to the Embedded Display Port (Pull down to GND through a 1K $\pm$ 5% resistor)

PCI-Express Configuration Select	
CFG[5:6]	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express (Default)


Title		
PROCESSOR-7 (RESERVE)		
Size	Document Number	Rev
B	MS-1755	1.0
Date:	Thursday, December 06, 2012	
	Sheet	8 of 55





**SODIMM#A**



## SODIMM#B





1u X 4  
4.7u X 2  
10u X 4  
22u X 4  
**3.3A**


[Puqun] Pull up 100ohm in GPU power side  
[Puqun] Pull low 100ohm in GPU power side

[Puqun] NC for N14M-GL



PEX LINES 9 TO 15 NC FOR GF117/GK107

Frame Buffer Partitions A/B

impedance???



## Memory Lower Partition A




	LOWER 0 . . 31	UPPER 32 . . 63
CMD30	RAS*	RAS*
CMD15	CAS*	CAS*
CMD13	WE*	WE*
CMD0	CSO*	N/A
CMD1	N/A	N/A
CMD16	N/A	CSO*
CMD17	N/A	N/A
CMD9	A0	A0
CMD11	A1	A1
CMD8	A2	A2
CMD25	A3	A3
CMD10	A4	A4
CMD24	A5	A5
CMD22	A6	A6
CMD7	A7	A7
CMD21	A8	A8
CMD6	A9	A9
CMD29	A10	A10
CMD23	A11	A11
CMD28	A12	A12
CMD20	A13	A13
CMD4	A14	A14
CMD14	A15	A15
CMD12	BA0	BA0
CMD27	BA1	BA1
CMD26	BA2	BA2
CMD3	CKE	N/A
CMD19	N/A	CKE
CMD2	ODT	N/A
CMD18	N/A	ODT
CMD5	RST	RST

IN USE ON  
THIS PAGE



## Memory Upper Partition A




	LOWER 0..31	UPPER 32..63
CMD30	RAS*	RAS*
CMD15	CAS*	CAS*
CMD13	WE*	WE*
CMD0	CSO*	N/A
CMD1	N/A	N/A
CMD16	N/A	CSO*
CMD17	N/A	N/A
CMD9	A0	A0
CMD11	A1	A1
CMD8	A2	A2
CMD25	A3	A3
CMD10	A4	A4
CMD24	A5	A5
CMD22	A6	A6
CMD7	A7	A7
CMD21	A8	A8
CMD6	A9	A9
CMD29	A10	A10
CMD23	A11	A11
CMD28	A12	A12
CMD20	A13	A13
CMD4	A14	A14
CMD14	A15	A15
CMD12	BA0	BA0
CMD27	BA1	BA1
CMD26	BA2	BA2
CMD3	CKE	N/A
CMD19	N/A	CKE
CMD2	ODT	N/A
CMD18	N/A	ODT
CMD5	RST	RST

IN USE ON  
THIS PAGE \_\_\_\_\_







# Memory Upper Partition B




## IFPA/B LVDS Dual Link




## IFPE/F Dual Link TMDS DVI-I




## IFPD DUAL MODE DP




## IFPC NATIVE HDMI OR DP



## DAC\_A VGA





## External SS


[Fuqun] Change 22p to20p

## N14P-GE

Strap Pin	strapping bit3	strapping bit2	strapping bit1	strapping bit0
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
	0	0(Share SBIOS)	1	0(Default)
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
0111(0x7-Samsung)	0	1	1	1
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
	1(Default)	0(Default)	0(Default)	0(Primary Display)
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
1111(EDID is used)	1	1	1	1
STRAP1	SGIO_PAD_CFG_ADR[3]	SGIO_PAD_CFG_ADR[2]	SGIO_PAD_CFG_ADR[1]	SGIO_PAD_CFG_ADR[0]
0000(Gen3)	0	0(Gen3)	0(Gen3)	0
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
0x0001(Device ID)	0	0	0	1
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
	0	0	0	0
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V
	0	1(Enable Gen3)	1(Gen2/Gen3)	1(Default)

## N14M-GL


ROM_SCLK	SMB_ALT_ADDR
	0
ROM_SI	SUB_VENDOR
	0
ROM_SO	VGA-DEVICE
	0
STRAP0	RAM_CFG[0]
	1
STRAP1	RAM_CFG[1]
	0
STRAP2	RAM_CFG[2]
	1
STRAP3	RAM_CFG[3]
	0
STRAP4	PCIE_MAX_SPEED
	0




Rvalue	Pull up	Pull down
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

Item	N14M-GL-B	N14P-GE-A2
Strap Mode	MULTISTRAP_REF_GND: NC	MULTISTRAP_REF_GND, 40.2k PD to GND
Device ID	0x1140	0x0FE1
Package	GB4-128	GB4-128
Memory type	sDDR3	sDDR3
ROM_SI	10kohm Pull Down	0x6, Hynix 2G, 35kohm PD 0x7, Samsung 2G, 45kohm PD
ROM_SO	10kohm Pull Down	0x8, 5kohm pull high
ROM_SCLK	10kohm pull down	0x0010, 15kohm pull down
Strap0	Strap3,2,1,0: RAM_CFG[3:0]	45kohm pull up
Strap1	[0101], Samsung2G	5kohm pull down
Strap2	[0110], Hynix2G	Device ID, 0x1, 0x0001, PD 10kohm
Strap3	("0", 10k PD; "1", 10k PU to 3V3)	0x0 for Optimus, 5kohm pull down
Strap4	10kohm pull down	0x0111, 45kohm pull down
OpenVR	Config C	Config B
NVVDD Boot Voltage	0.9V	0.9V







GPU Power Sequence

[Fuuqn] The total time of all power on should be within 6ms

[Fuuqn] The total time of all power off should be within 10ms



MICRO-STAR INT'L CO.,LTD.

Title

N13P-GS Power Sequence

Size  
A

Document Number

MS-1755

Rev  
1.0

Date:

Thursday, December 06, 2012


Sheet

21

of


55

# PANTHER POINT (HDA,JTAG,SATA)






## PANTHER POINT (PCI-E, SMBUS, CLK)





Title				
PCH-2 (PCI-E/SMBUS/CLK)				
Size	Document Number			Rev
Custom	MS-1755			1.
Date:	Thursday, December 06, 2012	Sheet	23	of 55

# PANTHER POINT (DMI, FDI, GPIO)




Title		
PCH-3 (DMI/FDI/GPIO)		
Size	Document Number	Rev
Custpm	MS-1755	1.0
Date:	Thursday, December 06, 2012	Sheet 24 of 55

# PANTHER POINT (LVDS,DDI)




Title		
PCH-4 (LVDS/DDI)		
Size	Document Number	Rev
Custom	MS-1755	1.0
Date:	Thursday, December 06, 2012	Sheet 25 of 55


# PANTHER POINT (PCI,USB,NVRAM)



PANTHER POINT (GPIO,VSS\_NCTF,RSVD)



## PANTHER POINT (POWER)




GPIO28 作为On Die PLL VR的 Enable PIN。  
HDA\_SYNC 为电压设定PIN。

Checklist Page37: Needs to be pulled high for CR

HDA_SYNC	Low = On Die PLL VR is supplied by 1.8V High = On Die PLL VR is supplied by 1.5V This signal has a weak internal pull-down.
----------	---





## PANTHER POINT (POWER)





PANTHER Point (GND)









# Card Reader controller RTS5138



CFG for 16GX



## [C] board




For 175X [E] board







## SATA HDD



## SATA ODD




[Fuqun] EC control change to PCH control

 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title	
<b>HDD, ODD</b>	
Size	Document Number
B	<b>MS-1755</b>
Date:	Rev
	1.0
Sheet 36 of 55	



WLAN




delete 1.5vrun because no wireless card in product AVL  
use this voltage

PIN51 for intel N130 BT control &AW-NB087H BT control;  
PIN5 for AW-NB041H BT control;  
AW-NB087H BT do not use USB interface,it only share PCIE interface.


below WLAN cards are have been  
checked which can be used :  
Intel N130/N135;  
AW-NB100H/NE785H/NE139H;

## LED


## For 16GX




## For 175X [D] board




## CPU FAN




## Touch Pad



## For 16GX




## For 175X






Adapter= 90W  
Adapter input voltage set 19 Voltage




MICRO-STAR INT'L CO.,LTD.			
Title			
Charger			
Size	Document Number	Rev	
Custom	MS-1755	1.0	
Date:	Thursday, December 06, 2012	Sheet	40 of 55












[Fugun] Change 1.05V to 1.07V for N13P-GS 2012-0608

















Title		VTT_1.8VRUN	
Size	Document Number	MS-1755	
Customer	Rev	1.0	
Date:	Thursday, December 06, 2012	Sheet	43 of 55








# BOT SPRING





<b>MICRO-STAR INT'L CO.,LTD.</b>	
Title	
<b>EMI</b>	
Size	Document Number
Custom	<b>MS-1755</b>
Date:	Thursday, December 06, 2012
Sheet	47 of 55
Rev	1.0








Single-end




TOP






IN3



IN4







BOTTOM





Differential signal



TOP






IN3



IN4




BOTTOM




Title			
Impedance			
Size	Document Number		Rev
Custom	MS-1755		1.0
Date:	Thursday, December 06, 2012	Sheet	49 of 55


# 60PIN BTB I/O Connector(VGA, LAN, USB)

## USB









## CRT






BTB STANDOFF


SCREW HOLE




(✱ 凹 board to board CONN1: HDMI,Audio, LED,LID)




HDMI





LID




# USB





# Audio Jack



## SCREW HOLE






## BTB STANDOFF









MSI MICRO-STAR INT'L CO.,LTD.			
[B] Audio_USB3.0			
File	Document Number	Rev	
Size	Custom	MS-1755	
Date	Thursday, December 06, 2012	Sheet	53 of 55

RC7 connection change from  
+5VRUN\_C to +5VSUS\_C in 0B Ver .



MYLAR34  
POWER BOARD  
E2P-6G16211-Y42




MSI MICRO-STAR INT'L CO.,LTD.			
Title [C] PWR SW /LED Launch Board			
Size B	Document Number MS-1755	Rev 1.0	
Date:	Sheet 54	of 55	



## S5-S0

EC programming timing

Intel Chief River timing SPEC



07051  
1 50077B\_3000  
2 CHUCK\_A3000  
3 PWRCON3000

## S0-S5

EC programming timing

Intel chief River timing SPEC

